Abstract: Instability of SRAM memory cells derived from aggressive technology scaling has become one of the most significant issues. Although lowering the supply voltage for a memory cell (V DDM ) improves a write margin, which increases the access time. In this paper, we propose a memory cell employing a Look-ahead Active Body-biasing (LAB) scheme for SOI-SRAM with the dynamic V DDM control. Simulation results have shown that the proposed SRAM cell shortens the access time by 54% in the write mode, while expanding read and write margins and reducing effects of variations in the threshold voltage on them.
Introduction
In a previous scenario of SRAM development, technology scaling had been able to achieve the higher performance. However, an unexpected random variation in V th and the lowered supply voltage drastically deteriorate the stability of SRAM memory cells in a sub-100 nm era and beyond. Although lowering the supply voltage for a memory cell (V DDM ) expands a write margin [1, 2] , it results in degradation of the access time.
In this paper, we propose a Look-ahead Active Body-biasing (LAB) scheme for SOI-SRAM cells with the dynamic V DDM control on PD-SOI, where V th of each transistor can be dynamically controlled thorough the direct body contact [3] . Here, the HTI (Hybrid Trench Isolation) technology, shown in Fig. 1 (a) , drastically reduces the area penalty and parasitic gate capacitance to almost the same level as bulk MOSFETs. For SRAM memory cells, the use of bitline signals to control V th of pull-up transistors improves the access time and the read/write margins. 
The dynamic V DDM control
Controlling V DDM node in the memory cell improves write and read margins. In the dynamic V DDM control, V DDM is pulled down from V DD (V DDM < V DD ) in the selected column for write operation, and V DDM is boosted from V DD (V DDM > V DD ) in the selected column for read operation.
Although lowering V DDM expands a write margin, it results in degradation of the access time. The V DDM control in the read mode improves the discharge current at the data nodes V 1 and V 2 , hence it shorten the read time. On the other hand, the V DDM control makes the write time longer because the V DDM control pulled down V DDM and degrade the charge current.
3 Look-ahead Active Body-biasing scheme 3.1 Proposed SOI-SRAM In the proposed SOI-SRAM cell shown in Fig. 1 (b) , the bitlines BL and BLB control the bodies of pMOS transistors P2 and P1, respectively.
In case of '1'-write operation, for which the voltages of BL and BLB are set to V BL = V DD and V BLB = 0 V, respectively, V th of P1 (V th-P1 ) is lowered by the forward body-bias |V BS-P1 | = V DDM , where the body to source
On the other hand, V th of P2 (V th-P2 ) is lowered by the forward body-bias:
In read operation, for which V DDM is kept higher than V DD and both bitlines BL and BLB are precharged to V DD , both V th-P1 and V th-P2 are slightly lowered by the forward body-bias:
In order to control the body voltage of each transistor, a body contact is required for providing the body-bias. Fig. 1 (c) shows the proposed cell layout of SRAM including the body contacts. Here, all the body contacts are embedded in each memory cell without any additional area.
Impact of LAB on Access Time and Write/Read Margin
In the proposed SRAM cell based on the LAB scheme, lowering either V th-P1 or V th-P2 based on the data to be written shortens the write time. For example, in case of the '0'-write operation, V BL is pulled down to 0 V, hence V th-P2 is lowered by the forward body-bias: |V BS-P2 | = V DDM . The lowered V th-P2 improves the charge current at V 2 , which shortens the access time. On the other hand, V th-P1 is raised due to the reverse body-bias: Fig. 2 (a) , which improves the write margin.
In the read operation based on the LAB scheme, both V th-P1 and V th-P2 are slightly lowered by the forward body-bias: |V BS-P1 | = |V BS-P2 | = V DDM − V DD as described in Section 3.1. The combination of pMOS with lower V th and nMOS with normal V th pulls up the curve of INV(L) and shift the curve INV(R) to the right as shown in Fig. 2 (b) , which improves the read margin.
Simulation results
We have performed SPICE simulations under the conditions that the transistor sizes: L = 100 nm, W = 160 nm, the threshold voltages are set to V th-n = 0.39 V for nMOS and V th-p = −0.36 V for pMOS, and the supply voltage is set to V DD = 0.5 V. The capacitances of a word line and a bit line for 256 word × 32 bit memory array are determined as C WL = 11 fF and C BL = 31 fF, respectively. We have evaluated the access time and the write/read margins by the 1 k-points Monte Carlo simulations for the following four types of SOI-SRAM.
i) Body-tied without the dynamic V DDM control (V DDM = V DD ) ii) LAB scheme without the dynamic V DDM control (V DDM = V DD ) iii) Body-tied with the dynamic V DDM control iv) LAB scheme with the dynamic V DDM control The dynamic V DDM control with iii) and iv) has been performed by switching the supply voltage to memory cells (V DDM ) to V DDH = V DD + 0.1 V for read operation, and to V DDL = V DD − 0.1 V for write operation, respectively. The standard deviation σ of V th is assumed so that 3σ corresponds to 10% of V th . Table I shows the results with access time and noise margin. Here, we define the write time as the period from the point of V DD /2 in WL during a low to high transition to that in the data retention node of memory cells during the data inverting operation. We also define the read time as the period from the point of V DD /2 in WL during a low to high transition to that in the output data signal from Sense Amplifier (BL out ).
The body-tied SOI-SRAM with dynamic V DDM control shows 94% longer write time than that without the V DDM control, due to the lowered supply voltage to memory cells during write operation. On the other hand, the proposed SOI-SRAM based on the LAB scheme with the dynamic V DDM control shows 58% shorter write time than the body-tied SOI-SRAM with the dynamic V DDM control. Table I . Access time and noise margin.
Table I also shows that the read time with the proposed SOI-SRAM based on iv) the LAB scheme with dynamic V DDM control is 0.1 ns longer than that with iii) the body-tied SOI-SRAM with dynamic V DDM control. This small difference is caused by the slightly increased leakage currents of P1 and P2 due to the lowered V th-P1 , V th-P2 by the forward biases Fig. 2 (c) shows the waveforms in the write operation with LAB, where the waveform of V 2 (V DDM control + LAB) rises rapidly owing to the increased charge current. Thus, the proposed SOI-SRAM shows 18% shorter write time and 33% shorter read time in comparison with the body-tied SOI-SRAM without the dynamic V DDM control.
In addition, the proposed SOI-SRAM improves the read and write margins by 3.5% and 9.1%, respectively. As described in Section 3.2, the proposed SOI-SRAM cell shifts the curve of INV(L) and INV(R) in Fig. 2 (a) , (b), which improves the read and write margins.
Conclusion
In this paper, we have proposed a memory cell based on LAB scheme for SOI-SRAM with the dynamic V DDM control. Although conventional V DDM control scheme expands the read and write margins, it suffers from degradation of the access time. The proposed LAB scheme with the dynamic V DDM control uses bitline signals to control V th of appropriate pull-up transistors corresponding to the type of operations: '0'-write, '1'-write, and read, which shortens the access time while improving the read and write margins.
The simulation results have shown that the write access time is shortened by 58% in comparison with the conventional the dynamic V DDM control.
